is a compact, fully subword-parallel instruction set architecture USA) for very fast multimedia processing. This paper adds floating-point instructions to PLX for 3D graphics processing, which is essential for applications such as games and digital content creation. Based on an analysis of the 3D graphics pipeline from an ISA point of view, we show the operations and data types needed. We present the FP ISA and demonstrate its use and performance with code examples from the 3D graphics pipeline.
I. INTRODUCTION
Multimedia information processing is an important par! of the workload for today's computing platforms, ranging from high-end desktop workstations to low-end portable devices. High-performance multimedia processing is one of the key design goals for contemporary microprocessors. Common operations for media processing are part of the core ISA of processors instead of being merely ISA extensions, as in the past. PLX [I] , developed at Princeton University, is a fully subword-parallel ISA designed specifically for very fast multimedia processing. The initial release of PLX includes only integer instructions targeting integer-based media applications, such as image and video processing. In this paper, we present the floating-point (FF' ) par! of PLX designed for fast 3D graphics processing.
3D graphics is dominant in areas such as gaming, digital content creation, and simulation.
Most 3D graphics applications are built on top of standard 3D graphics libraries, such as OpenGL [2] and Direct3D [3] . These libraries provide a set of APIs for the applications to specify the composition of the scenes and how they are to be rendered. Underlying these libraries is a 3D graphics processing pipeline, which takes the scene descriptions from the applications, processes them, and draws them into 2D images to be displayed on a screen. The performance of this 3D processing pipeline, which is floatingpoint intensive, determines the performance of 3D applications. The ultimate goal of 3D graphics processing is to render photo-realistic scenes in real-time. Traditionally, the operations of the 3D pipeline are handled either by general purpose processors, with or without ISA extensions for 3D, or by specialized graphics hardware. Both approaches have their shortcomings. The general purpose processor approach lacks high performance, while the suecialized mphics hardware approach is deficient in programmability: By adding 3D
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graphics support to PLX, we can achieve higher performance 3D processing than general purpose processors with 3D extensions. This processor ISA approach could also inform the design of specialized 3D graphics processors, where programmability is becoming increasingly important.
In Section 2, we survey past work on ISA for 3D graphics processing. In Section 3, we investigate the operations of a 3D graphics pipeline and their characteristics. In Section 4, we present our PLX floating-point ISA for 3D graphics processing. In Section 5, we show code examples written with the new instructions. Section 6 concludes the paper.
n. PASTWORK
In the early days of real-time 3D graphics processing, this capability was only available on high-end systems with expensive dedicated hardware, such as the SGI Realiw Engine system [4] . These systems employ a fixed function pipeline. Since mid-I990s, graphics hardware gradually became available to consumer desktops. However, these hardware only handle basic drawing functions rather than the full specbum of the 3D pipeline. Since then, the development of 3D graphics processing has forked into two directions. One direction adds basic operations for 3D graphics into general purpose processor ISAs as extensions, such as SSE-2 extension to Intel x86 [5] , AltiVec extension to PowerPC [6] , 3DNow! in AMD x86 [7] , and MIF'SJD extension to MIPS64
[SI. However, these processors are more targeted for traditional workloads such as business and scientific applications. is a big step forward in that it includes instructions useful to 3D graphics from the beginning. The other direction is to continue using a specialized graphics processor while improving its functionality and speed. This approach led to the migration of more of the 3D pipeline operations from the CPU to the graphics processor, and fmally, to the implementation of the entire 3D processing pipeline on a graphics processor. The first such product is the GeFORCE 256 processor by nVIDL4 [lo]. Up until then, the pipeline implemented was mostly fixed function with little programmability restricted to some degree of configurability.
As high-quality, photo-realistic graphics becomes the center of attention, many new algorithms have been developed, and programmability becomes a key goal of 3D processor design. The fixed-function pipeline model is gradually being abandoned and ISA-like programmability is added. The programmable shader [3] in Microsoft Direct3D is the latest attempt. It defines a set of operations that can be used to implement different algorithms. However, it does not encompass the entire pipeline, and certain fimctionalities are still . implemented by fixed-function hardware.
More operations are being added as more algorithms are devised.
The advantage of the specialized 3D processor approach is higher performance compared with the general purpose processor approach; the downside is limited general purpose applicability.
PLX with 3D graphics addresses the shortcomings on both sides: higher performance than generalpurpose architectures with full programmability. The data flow of a typical 3D pipeline is shown in Figure   1 . In the geometry processing phase, the vertices (coordinates and normals) are first transformed to eye space and lit, then transformed to clip space and assembled into triangles. The triangles are clipped against the view frustum, and finally the clipped triangles are transformed to the screen space. In the rendering phase, the triangles from the previous stage are rasterized into groups of pixels. During the rasterization step, the parameters associated with the vertices of a triangle are interpolated to obtain the parameters for each pixel in the triangle. These parameters include screen coordinates, depth, colors, texture coordinates, etc. The generated pixels then go though texture mapping, fogging, a series of tests, and alpha blending on a per-pixel basis. Finally the pixels are written to the frame buffer and form the final output image.
In. OPERATIONS
Nowadays the implementation of the entire 3D pipeline is being moved to FP, since error accumulation in integer calculation can produce serious visual artifacts [I I]. Singleprecision floating-point data representation is used in the 3D graphics processing pipeline due to its large dynamic range compared to fixed-point or integer data with the same number of bits. In this paper, we do not focus on the algorithmic aspects of the 3D pipeline, but rather its computational characteristics and their implications for ISA design. Therefore, we do not show the exact computations in 3D graphics, since these can change with different algorithms; rather we discuss the types of operations'which are common across different algorithms.
Application

Figure I 3D processing pipeline
We classify the basic operations in a 3D pipeline into the following categories. Data-parallel arithmetic operations perform the same calculation on multiple sets of data in parallel. Examples are parallel add, subtract, and multiply. Most operations on coordinates, normals, and colors fall into this category. A very common operation is the multiplication of a 4x4 matrix with a 4-element vector. Scalar arithmetic operations like add, subtract and multiply are used when computing coefficients in lighting and rasterization. Advanced math operations like reciprocal, reciprocal square root, and exponentiation are needed at various precisions. For example, computation of coordinates needs high precision in order to avoid visual artifacts, while color calculation requires lower accuracy. These operations are expensive to implement, therefore carrying out each of them in full precision is not necessary if lower precision is sufficient and less costly. Compare and conditionally executed operations are important in 3D graphics processing, although not very common. During the clipping step, vertex coordinates of vertices are compared to their bounding volume to check whether clipping is needed. New algorithms also allow vertices or pixels to be handled differently basing on their values, where compare and conditional execution is necessary. Conditional execution may be implemented with predicated execution, which is available in PLX. Memory access operations are intensive in the 3D graphics pipeline. They are used to import data into the pipeline, output processed triangles to the rendering phase, load textures, read and write the depth buffer and the frame buffer. The data in these accesses can be either FP .or integer data. Data rearrangement operations do not alter the values of data, but rather change the order of data. They are convenient when reordering of data is needed to facilitate parallel computation. Data conversion operations are needed because when data are imported into the pipeline, they are not always in FP representation. For example, colors and textures are usually of integer types. The final rendered image is also in integer format. Therefore, proper data conversions need to be performed in various places in the 3D processing pipeline to convert integer to FP and vice versa. 
IV. PLX FP
A. FMAC inshuctions
The floating-point multiply-accumulate unit (FMAC) is the basic functional unit in FP processing. It can perform FP operations such as add, subtract, multiply and multiply-add. All the instructions in this class generate full-precision results. Table I shows the instructions and their descriptions. The mnemonics of subwod-parallel instructions start with a "p".
For most subword-parallel instructions, the same operation is performed on every corresponding set of subwords in the registers, with the exception of DDDDOOO instructions, where the first operands are always the j-th subword in the first source register. In 0000 instructions, the results are written to the rightmost subword in the destination register.
There are also scalar versions of these instructions (not shown), where only the rightmost subwords in each register are used as operands. These instructions have the same mnemonics as the subword-parallel instructions but without the leading "p". Notice that the scalar versions of 0000000 instructions and 00000 instructions are equivalent. Therefore we only define 0000 instructions for scalar operations. There are also no scalar versions for 00nn instructions. Less common instructions such as 0 0 0 L 3 0 0 0 and 0000 instructions are included due to their usefulness in vector operations. 0000000 and U000 can be used to scale vectors and to take the dot product of two vectors, respectively, both of which are common in 3D graphics processing. UUOUUUU and 0000 can be implemented with slight modifications to standard FMACs. 00000 instructions are useful in clipping. 00000 and OOOUO instructions are useful in pixel operations, and are also easy to implement.
E. Compare instructions
Compare instructions are used to generate conditions for later conditional executions. Compare instructions (see Table   II ) can also be implemented with the FMAC functional unit.
Their definition parallels the integer compare instructions in PLX. The relation re1 in the 00000000 instructions can be any ofW(=), O D ( # ) , DO(?), On(>), no(<), and W9. 
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Both OUUOOOOU instructions compare the rightmost subwords in the two source registers and write complementary results to a pair of predicate registers. The difference between the two is that the 000 version only updates predicates when re1 is true. This enables multiple compares to write to the same pair of predicates in parallel. The destination predicate registers should be preset before an fcmp.rel.pw1 instruction is executed.
Conditional execution is implemented with predicated execution. Instructions guarded with a predicate that is true will be executed, and nullified otherwise. Conditional branches that are not eliminated by predicated execution are done with predicated jump instructions.
C. FP math approximation instructions
Full-precision versions of mathematical functions such as reciprocal, reciprocal square root, and exponentiation are very slow and expensive to implement. As full-precision results are normally not needed in 3D graphics processing, approximations are used instead. These instructions are defined in Table III . These instructions operate on the rightmost subwords in the source and destination registers. Exponentiation calculation is decomposed into two instructions, 000000 and 000003, because function ab is not convergent. The decomposition is based on the equality $=2b"'"gf. All these instructions generate partial-precision results only. The accuracy in the results is greater than 8 bits. Higher-precision to full-precision results can be obtained with the FMAC by doing successive iterations based on the Newton-Raphson method [I?,] . With these instructions, we can control the accuracy and cost of the program. When lower precision is sufficient, we use coarser but faster approximation. When higher accuracy is required, we perform the slower highprecision calculation.
D. Memory access instructions
Memory access operations include loads and stores. A full register (or full word) is loaded or stored by each instruction shown in Table IV . TABLE 
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There are also scalar versions of these instructions (not shown), where the data operand d is the rightmost subword in the respective register. In the table, im stands for immediate offset, b is register offset. We include both load/store word instructions and lodstore single FP number instructions for flexibility. Since textures are mostly integer data, access to textures can be handled with integer loads.
E. Data rearrangement and &fa conversion instructions
Data rearrangement is useful for changing the order of data to make subsequent subword-parallel calculation easier. We defme two instructions for data rearrangement. The 0000 instruction is similar to the 000 instruction defined in HF' , used to rearrange even (or odd) subwords ffom two registers into one register. Two variants, 000000 (for even) and 000000 (for odd) are defined. This instruction is very useful for matrix transposition. The 00000000 instruction is similar to the 0000000 instruction [I31 and the 000 instruction [9], used to obtain any permutations of up to four subwords in one register.O Data conversion is required at several places in a 3D graphics pipeline. We define six data conversion instructions, converting from 32-bit floats to 32-bit, 16-bit or &bit integers, and vice versa. 
V. CODE EXAMPLES
B. Perspecfive division
Perspective division is needed for each vertex when a triangle is rasterized. The first three components of the vertex coordinates ( x p ) are divided by the fourth (w). To get a lowprecision result, we only need to compute the reciprocal approximation of w and multiply it with x, y, and z. Higherprecision results can be obtained by progressively refining the initial approximation. The "dirty method" by Markstein [I21 is one way to achieve sufficient precision for 3D graphics: Assume F2 contains V=(xynv), and V" is to he placed in F12, we have: VI. CONCLUSION We have defined a set of PLX floating-point instructions targeted for 3D graphics processing by extracting the common operations in the 3D graphics pipeline. The 00~0000000 instruction with suhword-parallelism is an effective primitive that allows very fast and efficient implementation of the 4x4 matrix transform, which is a fundamental operation in the 3D graphics pipeline. The math approximation instructions can obtain low-precision results with low cost. They can also he used as the seed operations to get higher precision with instructions such as OOODOOO and 0000000000. The predication mechanism for integer PLX can also be used on the FP side for conditional execution in 3D graphics. PLX FP achieves better performance than general purpose processors with 3D extensions, as indicated by the examples. It also offers a more flexible solution than the specialized graphics processor approach since every stage in the 3D graphics pipeline can he easily rewritten if an algorithm is updated.
